PHP SSL MiniServer requires at least Windows XP SP3 or later and the following PHP version to run: PHP 7.2.3, 5.4.39, 5.5.9, 5.6.9, 5.7.3, 5.8.2, 5.9.5, 7.0.17, 7.1.4, 7.2.12, 7.3.3, 7.3.4, 7.4.5, 7.4.10, 7.4.11, 7.4.12, 7.4.16, 7.4.19, 7.4.20, 7.4.21, 7.4.22, 7.4.23, 7.4.24, 7.4.25, 7.4.26, 7.4.27, 7.4.28, 7.4.29, 7.4.30, 7.4.31, 7.4.32, 7.4.33, 7.4.34, 7.4.35, 7.4.36, 7.4.37, 7.4.38, 7.4.39, 7.5.0, 7.5.3, 7.5.4, 7.5.5, 7.5.6, 7.5.7, 7.5.8, 7.5.9, 7.5.10, 7.5.11, 7.5.12, 7.5.13, 7.5.14, 7.5.15, 7.5.16, 7.5.17, 7.5.18, 7.5.19, 7.5.20, 7.5.21, 7.5.22, 7.5.23, 7.5.24, 7.5.25, 7.5.26, 7.5.27, 7.5.28, 7.5.29, 7.5.30, 7.5.31, 7.5.32, 7.5.33, 7.5.34, 7.5.35, 7.5.36, 7.5.37, 7.5.38, 7.5.39, 7.6.0, 7.6.1, 7.6.2, 7.6.3, 7.6.4 eea19f52d2
Verilog RTL PreProcessor is a very handy and easy-to-use open-source preprocessing tool for verilog code. It allows you to preprocess verilog code with various compiler directives and keep your existing source code unchanged.
What is Verilog?
Verilog is a Hardware Description Language (HDL) used by design engineers and software developers to simulate, design and create electronic circuits. The design process can be split into various stages, each with specific tasks to be carried out. Each stage requires precise information to be created at the right time. One of the important stages is the RTL design, where engineers and designers utilize Verilog to write its code.
Why do I Need this Tool?
Verilog is a powerful and highly utilized language to design electronic circuits, but with the increase of size and complexity, it is also becoming more difficult to work with. For example, when the number of gates in a design increases, it is generally recommended to use a state machine for larger designs to reduce simulation time, However, as the design grows, it is almost always necessary to use some type of RTL code for timing purposes. That is, to measure the length of the simulation run-time. This is one of the common problems that most engineers run into. Having to make changes to the RTL code is not very user-friendly.
For those reasons, PreProcessor helps in many ways. It can be used for your pre-simulation phase to optimize your design by modifying your RTL code. It can also be used for your final product to check for errors by modifying your RTL code. It can even be used for other purposes, such as processing the tool itself, improving its algorithm, etc.
What do I need to use this Tool?
You need a recent version of Java installed.
You need to have the JAR file that is named PreProcessor.jar, which is located in the Verilog PreProcessor software directory, and you need to have the actual verilog files as well.
How do I use this Tool?
The Verilog RTL PreProcessor requires several steps to be taken.
Verilog Source Files
The first thing that you need is a Verilog source code that you want to preprocess. This can be the result of the PreProcessor itself, or you can use a library (such as SystemVerilog)